



SPECIFICATION



P430HVN01.4

43" - FHD - LVDS

Version: 1.4

Date: 30.07.2021

Note: This specification is subject to change without prior notice



Model Name: P430HVN01.4

Issue Date: 2021/07/30

()Preliminary Specifications(*)Final Specifications

Customer Signature	Date	AUO	Date
Approved By	AM 2021	Approval By PM Director CT Wu	TWu*
Note	Display P	Reviewed By RD Director Lamy Chen	my Chen
		Reviewed By Project Lead Covey Lee	der 天 家成
	Display P	Prepared By PM Phoebe Chen	快车



Contents

1.	General Description	
2.	Absolute Maximum Ratings	6
3.	Optical Specification	7
4.	Interface Specification	10
4.1	Input power	10
4.2	Input Data Format	13
	4.3.1 LVDS Data mapping	13
	4.3.2 Color Input Data Reference	
5.	Signal Timing Specification	
5.1	Input Timing	15
5.1.	.1 Timing table	15
5.2		
5.2	.1 LVDS	
5.3		
6.	Backlight Specification	
6.1	Electrical specification	20
6.2	Input Pin Assignment	21
6.3	Power Sequence for Backlight	23
7.	Mechanical Characteristics	
8.	Reliability Test Items	
9.	International Standard	
9.1	Safety	
9.2		
10.	Packing	
10.		
10.	2 Packing Methods	30
10.	3 Pallet and Shipment Information	30
11.	Precautions	31
11.	1. Mounting Precautions	31
11.2	2. Operating Precautions	31
11.3		
11.4		
11.		
11.0		
11.7		
11.8	8. Dust Resistance	33



Record of Revision

	-						
		Description					
2021/02/02	All	First Released					
2021/03/17	24/25	pdate 2D drawing					
2021/03/25	9/19	ED life time 30000->50000					
		Safety update					
1		(1) UL62368-1 -> UL60950-1					
2021/04/23	27	EMC update					
<.0		1992 -> 2014					
		1998 -> 2015					
	28	Packing label update: E465586 ROHS Every rappoint Statement Sta					
	0	0.000000					
		OPT SPEC update Before:					
	OP	White W _x 0.280					
60		W _Y 0.290					
	ь	After White Wx. 0.285.					
		DB PIN 11: Before :					
	20	11 DET BLU status detection:					
		After:					
	JO	11 · NC · NC · ·					
2021/05/07	25	Before After					
		Delete					
	20	$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$					
		Before					
	20	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$					
	2021/03/25	2021/03/17 24/25 2021/03/25 9/19 2021/04/23 27 28 28 2021/05/07 25 2021/05/07 25					



			Afte	r								
						Hi∂	1260	2.5₽	-43	5.5₽)	-
			5₽	Control signal voltage	Vsignal	Low₽	VDDB=24V∉	0∻	-6	0.8₽	V	3
				Olns		rno			•			'
			Befo	ore	n) A					
			Die	Item₽	16	Symbol	Min.₽	Typ.₽	Max.	Unit	ø	
		.10	In	put High Threshold Vo	ltage ₽	VIH₽	2₽	- ¢-	5.5₽	V		
			In	put Low Threshold Vo	ltage↵	VIL₽	0↔	-4	0.8	V		
1.4	2021/07/30	21	Afte	er 2011,							_	
	60			Item₽		Symbol	Min.₽	Typ.₽	Max.	← Unit	₽	
			In	put High Threshold Vo	ltage ₽	VIH₽	2.5₽	-0	5.5₽	V₽		
		In	put Low Threshold Vo	ltage.	VIL₽	0.0	-0	0.8₽	V٠			
			Befo	ore		Side						
			Οι	ıtline Dimension <i></i>	0		961.4(H) x :	555.7	8(V)8	(28.87	′(D)
		E	\v tr -			-mah						
		5	<u> </u>	After Outline Dimension 961.4(H) x 555.78(V)x 29.87(D) €								
			Ou	tline Dimension₽		113	961.4(H) x 5	555.7	8/\/\x	29.87	(D)₄
							,	.,	,00.1	O(*)/	20.01	(0)
				NOU'	16		`	1,7	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	0(*)	20.01	(0)
		JO	Befo	ore	16		`	.,	-	O(*)A	25.07	(0)
	1	JUO	Befo	Ore Inrush Current∂	16	IRUSH«³	VDDB=24V₽	P		TBD₽	A₽	2₽
	F	DA	-	1 00	V.Signal/	Hi₽		€ 2.5€	-Q-	TBD₽ 5.5₽		2€
	F0	DA	4 <i>↔</i> 5 <i>↔</i>	Inrush Currente Control signal voltagee	V Signal [©]	Hi <i>₽</i> Low <i>₽</i>	VDDB=24V↔ VDDB=24V↔	₽ 2.5₽ 0₽	-4 ²	TBD↔ 5.5↔ 0.8↔	A¢ V¢	2€ -€ 3€
	F0	, DA	40	Inrush Current∂	V Signal [©]	Hi₽	VDDB=24V₽	€ 2.5€	-4 ²	TBD₽ 5.5₽	A€	2€
	40	20	4 <i>↔</i> 5 <i>↔</i>	Inrush Current@ Control signal voltage@ Control signal current@	V Signal [©]	Hi <i>₽</i> Low <i>₽</i>	VDDB=24V↔ VDDB=24V↔	₽ 2.5₽ 0₽	-4 ²	TBD↔ 5.5↔ 0.8↔	A¢ V¢	2€ -€ 3€
	F0	20	4÷ 5÷ 6÷	Inrush Current@ Control signal voltage@ Control signal current@	V.Signal ⁶	Hi↔ Low↔	VDDB=24V↔ VDDB=24V↔	₽ 2.5₽ 0₽	-4 ²	TBD↔ 5.5↔ 0.8↔	A¢ V¢	2€ -€ 3€
	FO	20	5φ 6φ	Inrush Currente Control signal voltagee Control signal currente	V.Signal/	Hier Lowe Signate	VDDB=24V+- VDDB=24V+- VDDB=24V+	₽ 2.5₽ 0₽	-4 ²	TBDe ² 5.5e ² 0.8e ² TBDe ²	Ae Ve mAe	2e ³ -e ³ 3e ³ -e ³
	FO	20	4φ 5φ 6φ Afte	Inrush Current Control signal voltage Control signal current Inrush Current	V.Signal+	Hie Lowe Rushe Hie Lowe Lowe	VDDB=24V+ VDDB=24V+ VDDB=24V+	€ 2.5€ 0€ -€	-0 -0 -0	TBDe ² 5.5e ² 0.8e ² TBDe ²	A∂ V∂ mA∂ A∂	2€ -€ 3€ -€



1. General Description

This specification applies to the 43-inch Color TFT-LCD Module P430HVN01.4. This LCD module has a TFT active matrix type liquid crystal panel 1920 x 1080 pixels, and diagonal size of 42.5 inch. This module supports 1920 x 1080 mode. Each pixel is divided into Red, Green and Blue sub-pixels or dots which are arranged in vertical stripes. Gray scale or the brightness of the sub-pixel color is determined with a 8-bit gray scale signal for each dot.

P430HVN01.4 has been designed to apply the 2 channel LVDS interface method. It is intended to support displays where high brightness, wide viewing angle.

* General Information


Items	Specification	Unit	Note
Active Screen Size	42.5	inch	
Display Area	940.9(H) x 529.25(V)	mm	\
Outline Dimension	961.4(H) x 555.78(V)x 29.87(D)	mm	D: front bezel to DB cover
Driver Element	a-Si TFT active matrix	115e	
Bezel Opening	943.9x532.26	mm	
Display Colors	8 bit (16.7M)	Colors	
Number of Pixels	1,920x1080	Pixel	
Pixel Pitch	0.49 (H) x 0.49 (W)	mm	
Pixel Arrangement	RGB vertical stripe		
Display Operation Mode	Normally Black		
Surface Treatment	Anti-Glare, 3H		Haze=25%
Rotate Function	Unachievable		Note 1
Display Orientation	Portrait/Landscape Enabled	ria.	Note 2

Note 1: Rotate Function refers to LCD display could be able to rotate. This function does not work in this model.


Note 2: Landscape Mode: The default placement is T-Con Side on the lower side and the image is shown upright via viewing from the front.

Portrait Mode: The default placement is that T-Con side has to be placed on the left side via viewing from the front.

Landscape (Front view)



Portrait (Front view)





2. Absolute Maximum Ratings

The followings are maximum values which, if exceeded, may cause faulty operation or damage to the unit


Item	Symbol	Min	Max	Unit	Conditions
Logic/LCD Drive Voltage	V _{DD}	-0.3	14	[Volt]	Note 1
Input Voltage of Signal	Vin	-0.3	4	[Volt]	Note 1
Operating Temperature	ТОР	0	+50	[°C]	Note 2
Operating Humidity	НОР	10	90	[%RH]	Note 2
Storage Temperature	TST	-20	+60	[°C]	Note 2
Storage Humidity	HST	10	90	[%RH]	Note 2
Panel Surface Temperature	PST		65	[°C]	Note 3

Note 1: Duration:50 msec.

Note 2: Maximum Wet-Bulb should be 39°Cand No condensation.

The relative humidity must not exceed 90% non-condensing at temperatures of 40°C or less. At temperatures greater than 40°C, the wet bulb temperature must not exceed 39°C

Note 3: Surface temperature is measured at 50°C Dry condition






3. Optical Specification

Optical characteristics are determined after the unit has been 'ON' and stable for approximately 45 minutes in a dark environment at 25°C. The values specified are at an approximate distance 500 mm from the LCD surface at a viewing angle of ϕ and θ equal to 0° .

Fig.1 presents additional information concerning the measurement equipment and method.



Danamatan	Complete S		Values		1.1	NI-4
Parameter	Symbol	Min.	Тур.	Max	Unit	Notes
Contrast Ratio	CR	3200	4000			1
Surface Luminance (White)	Lwh	400	500		cd/m ²	2
Luminance Variation	δwнitе(9Р)			1.33		3
Response Time (G to G)	Тγ		8	16	ms	4
Color Gamut	NTSC		72	Ma	%	
Color Coordinates			nfio	e		
Red	Rx	Co	0.650			
	R _Y	plus	0.336			
Green	Gx	Inc	0.310			
	G _Y	T	0.611	T 0 00		
Blue	Bx	Typ0.03	0.150	Typ.+0.03		
	By	00	0.068			
White	Wx		0.285			
Ło,	W _Y		0.297			
Viewing Angle				2)		5
x axis, right(φ=0°)	θ_{r}	85	89		degree	
x axis, left(φ=180°)	θι	85	89	e	degree	
y axis, up(φ=90°)	θ_{u}	85	89		degree	
y axis, down (φ=270°)	$\theta_{\sf d}$	85	89		degree	

Note:



1. Contrast Ratio (CR) is defined mathematically as:

- 2. Surface luminance is luminance value at point 5 across the LCD surface 50cm from the surface with all pixels displaying white. From more information see FIG 2. LED current I_F = typical value (without driver board), LED input VDDB =24V, I_{DDB}. = Typical value (with driver board), L_{WH}=Lon5 where Lon5 is the luminance with all pixels displaying white at center 5 location.
- 3. The variation in surface luminance, δWHITE is defined (center of Screen) as: δwHITE(9P)= Maximum(Lon1, Lon2,...,Lon9)/ Minimum(Lon1, Lon2,...Lon9)
- 4. Response time T_{γ} is the average time required for display transition by switching the input signal for five luminance ratio (0%,25%,50%,75%,100% brightness matrix) and is based on Frame rate = 60Hz to optimize.

Mea	asured		C	Target	5	
Respo	nse Time	0%	25%	50%	75%	100%
	0%	1	0% to 25%	0% to 50%	0% to 75%	0% to 100%
	25%	25% to 0%		25% to 50%	25% to 75%	25% to 100%
Start	50%	50% to 0%	50% to 25%		50% to 75%	50% to 100%
	75%	75% to 0%	75% to 25%	75% to 50%		75% to 100%
	100%	100% to 0%	100% to 25%	100% to 50%	100% to 75%	

 T_{γ} is determined by 10% to 90% brightness difference of rising or falling period. (As illustrated)

The response time is defined as the following figure and shall be measured by switching the input signal for "any level of gray(bright)" and "any level of gray(dark)".








FIG. 2 Luminance



5. Viewing angle is the angle at which the contrast ratio is greater than 10. The angles are determined for the horizontal or x axis and the vertical or y axis with respect to the z axis which is normal to the LCD surface. For more information see FIG3.

FIG.3 Viewing Angle





4. Interface Specification

4.1 Input power


The P430HVN01.4 module requires power inputs which is employed to power the LCD electronics and to drive the TFT array and liquid crystal.

Item	0 70	Symbol	Min.	Тур.	Max	Unit	Note
Power Supply Input Voltage	1 A 10	V_{DD}	10.8	12	13.2	V	1
	Black pattern		-	0.42	0.5	Α	
Power Supply Input Current	White pattern	I _{DD}	-	0.42	0.5	Α	
	H-strip pattern		-	0.65	0.78	Α	2
	Black pattern		7-00	5.04	6	Watt	2
Power Consumption	White pattern	Pc	600	5.04	6	Watt	
	H-strip pattern	Co,	-11	7.8	9.36	Watt	
Inrush Current	P	I _{RUSH}	W.		5	Α	3
LED lifetir	me	LTLED	50000			hr	4


Note1. The ripple voltage should be fewer than 5% of VDD.

Note2. Test Condition:

- (1) V_{DD} = 12.0V, (2) Fv = 60Hz, (3) Fclk= 74.25MHz, (4) Temperature = 25 $^{\circ}$ C
- (5) Power dissipation check pattern. (Only for power design)



Note3. Measurement condition: Rising time = 400us



Note4. The lifetime (MTTF) is defined as the time which luminance of LED is 50% compared to its original value. [Operating condition: Continuous operating at Ta = $25\pm2^{\circ}$ C, for single LED only]




Input Connection

LCD connector: 187059-5122 (P-two, LVDS connector) or compatible

2 N 3 N 4 N 5 N 6 N 7 LVD 8 N 9 N 10 N 11 G 12 CH 13 CH 14 CH 15 CH 16 CH 17 CH 18 G 19 CH1 20 CH1 21 G 22 CH 23 CH 24 N	N.C. N.C. N.C. N.C. N.C. N.C. N.C. N.C. SEL N.C. SH1_0- SH1_1- SH1_1+ SH1_1+ SH1_2- SH1_2+	No connection No connection No connection No connection No connection No connection LVDS data format selection Open/High(3.3V) for NS, Low(GND) for JEIDA No connection No connection No connection Cround LVDS Channel 1, Signal 0- LVDS Channel 1, Signal 1- LVDS Channel 1, Signal 1-	2 2 2 2 2 2 3,4 2 2	26 27 28 29 30 31 32 33 34 35 36 37	N.C N.C. CH2_0- CH2_1- CH2_1- CH2_1+ CH2_2- CH2_2- CH2_CLK- CH2_CLK- CH2_CLK+ GND	No connection No connection LVDS Channel 2, Signal 0- LVDS Channel 2, Signal 0+ LVDS Channel 2, Signal 1- LVDS Channel 2, Signal 1+ LVDS Channel 2, Signal 2- LVDS Channel 2, Signal 2- Ground LVDS Channel 2, Clock - LVDS Channel 2, Clock +	2 2
3 N 4 N 5 N 6 N 7 LVD 8 N 9 N 10 N 11 C 12 C 13 C 14 C 15 C 16 C 17 C 18 C 19 C 11 C 20 C 21 C 21 C 22 C 23 C 24 N	N.C. N.C. N.C. N.C. N.C. N.C. N.C. N.C. SH1_0- SH1_0- SH1_1- SH1_1- SH1_1- SH1_1-	No connection No connection No connection No connection LVDS data format selection Open/High(3.3V) for NS, Low(GND) for JEIDA No connection No connection Ground LVDS Channel 1, Signal 0- LVDS Channel 1, Signal 1- LVDS Channel 1, Signal 1-	2 2 2 2 3,4 2	28 29 30 31 32 33 34 35 36 37	CH2_0- CH2_0+ CH2_1- CH2_1+ CH2_2- CH2_2+ GND CH2_CLK- CH2_CLK+	LVDS Channel 2, Signal 0- LVDS Channel 2, Signal 0+ LVDS Channel 2, Signal 1- LVDS Channel 2, Signal 1+ LVDS Channel 2, Signal 2- LVDS Channel 2, Signal 2+ Ground LVDS Channel 2, Clock -	2
4 N 5 N 6 N 7 LVD 8 N 9 N 10 N 11 G 12 CH 13 CH 14 CH 15 CH 16 CH 17 CH 18 G 19 CH1 20 CH1 21 G 22 CH 23 CH 24 N	N.C. N.C. N.C. N.C. N.C. N.C. N.C. SH1_0- SH1_1- SH1_1- SH1_1+ SH1_1-	No connection No connection No connection LVDS data format selection Open/High(3.3V) for NS, Low(GND) for JEIDA No connection No connection No connection Ground LVDS Channel 1, Signal 0- LVDS Channel 1, Signal 1- LVDS Channel 1, Signal 1-	2 2 2 3,4 2 2	29 30 31 32 33 34 35 36 37	CH2_0+ CH2_1- CH2_1+ CH2_2- CH2_2+ GND CH2_CLK- CH2_CLK+	LVDS Channel 2, Signal 0+ LVDS Channel 2, Signal 1- LVDS Channel 2, Signal 1+ LVDS Channel 2, Signal 2- LVDS Channel 2, Signal 2+ Ground LVDS Channel 2, Clock -	
5 N 6 N 7 LVD 8 N 9 N 10 N 11 G 12 CH 13 CH 14 CH 15 CH 16 CH 17 CH 18 G 19 CH1 20 CH1 21 G 22 CH 23 CH 24 N	N.C. DS_SEL N.C. N.C. N.C. SH1_0- SH1_0+ SH1_1- SH1_1- SH1_1-	No connection No connection LVDS data format selection Open/High(3.3V) for NS, Low(GND) for JEIDA No connection No connection Oround LVDS Channel 1, Signal 0- LVDS Channel 1, Signal 1- LVDS Channel 1, Signal 1-	2 2 3,4 2 2	30 31 32 33 34 35 36 37	CH2_1- CH2_1+ CH2_2- CH2_2+ GND CH2_CLK- CH2_CLK+	LVDS Channel 2, Signal 1- LVDS Channel 2, Signal 1+ LVDS Channel 2, Signal 2- LVDS Channel 2, Signal 2+ Ground LVDS Channel 2, Clock -	
6 N 7 LVD 8 N 9 N 10 N 11 G 12 CH 13 CH 14 CH 15 CH 16 CH 17 CH 18 G 19 CH1 20 CH1 21 G 22 CH 23 CH 24 N	N.C. DS_SEL N.C. N.C. N.C. GND CH1_0- CH1_1- CH1_1- CH1_1- CH1_1-	No connection LVDS data format selection Open/High(3.3V) for NS, Low(GND) for JEIDA No connection No connection Ground LVDS Channel 1, Signal 0- LVDS Channel 1, Signal 1- LVDS Channel 1, Signal 1-	2 3,4 2 2	31 32 33 34 35 36 37	CH2_1+ CH2_2- CH2_2+ GND CH2_CLK- CH2_CLK+	LVDS Channel 2, Signal 1+ LVDS Channel 2, Signal 2- LVDS Channel 2, Signal 2+ Ground LVDS Channel 2, Clock -	
7 LVD 8 N 9 N 10 N 11 G 12 CH 13 CH 14 CH 15 CH 16 CH 17 CH 18 G 19 CH1 20 CH1 21 G 22 CH 23 CH 24 N	N.C. N.C. SH1_0- SH1_1- SH1_1+ SH1_2-	LVDS data format selection Open/High(3.3V) for NS, Low(GND) for JEIDA No connection No connection Ground LVDS Channel 1, Signal 0+ LVDS Channel 1, Signal 1- LVDS Channel 1, Signal 1-	3,4	32 33 34 35 36 37	CH2_2+ GND CH2_CLK- CH2_CLK+	LVDS Channel 2, Signal 2- LVDS Channel 2, Signal 2+ Ground LVDS Channel 2, Clock -	
8 N 9 N 10 N 11 G 12 CH 13 CH 14 CH 15 CH 16 CH 17 CH 18 G 19 CH1 20 CH1 21 G 22 CH 23 CH 24 N	N.C. N.C. SH1_0- SH1_1- SH1_1- SH1_1- SH1_1-	Open/High(3.3V) for NS, Low(GND) for JEIDA No connection No connection No connection Ground LVDS Channel 1, Signal 0- LVDS Channel 1, Signal 1- LVDS Channel 1, Signal 1-	2 2	33 34 35 36 37	CH2_2+ GND CH2_CLK- CH2_CLK+	LVDS Channel 2, Signal 2+ Ground LVDS Channel 2, Clock -	
9 N 10 N 11 G 12 CH 13 CH 14 CH 15 CH 16 CH 17 CH 18 G 19 CH1 20 CH1 21 G 22 CH 23 CH 24 N	N.C. N.C. GND CH1_0- CH1_0+ CH1_1- CH1_1- CH1_1-	No connection No connection Ground LVDS Channel 1, Signal 0- LVDS Channel 1, Signal 0+ LVDS Channel 1, Signal 1- LVDS Channel 1, Signal 1+	2	34 35 36 37	GND CH2_CLK- CH2_CLK+	Ground LVDS Channel 2, Clock -	
10 N 11 G 12 CH 13 CH 14 CH 15 CH 16 CH 17 CH 18 G 19 CH1 20 CH1 21 C 22 CH 23 CH 24 N	N.C. GND CH1_0- CH1_0+ CH1_1- CH1_1- CH1_1-	No connection Ground LVDS Channel 1, Signal 0- LVDS Channel 1, Signal 0+ LVDS Channel 1, Signal 1- LVDS Channel 1, Signal 1+	449	35 36 37	CH2_CLK+	LVDS Channel 2, Clock -	
11 G 12 CH 13 CH 14 CH 15 CH 16 CH 17 CH 18 G 19 CH1 20 CH1 21 CG 22 CH 23 CH 24 N	GND CH1_0- CH1_0+ CH1_1- CH1_1-	Ground LVDS Channel 1, Signal 0- LVDS Channel 1, Signal 0+ LVDS Channel 1, Signal 1- LVDS Channel 1, Signal 1+	2	36 37	CH2_CLK+		
12 CH 13 CH 14 CH 15 CH 16 CH 17 CH 18 CH 20 CH1 21 CH 22 CH 23 CH 24 N	CH1_0- CH1_0+ CH1_1- CH1_1+ CH1_2-	LVDS Channel 1, Signal 0- LVDS Channel 1, Signal 0+ LVDS Channel 1, Signal 1- LVDS Channel 1, Signal 1+	08/	37		LVDS Channel 2, Clock +	
13 CH 14 CH 15 CH 16 CH 17 CH 18 CH 19 CH1 20 CH1 21 CH 22 CH 23 CH 24 N	H1_0+ CH1_1- CH1_1+ CH1_2-	LVDS Channel 1, Signal 0+ LVDS Channel 1, Signal 1- LVDS Channel 1, Signal 1+	08/		GND		1
14 CH 15 CH 16 CH 17 CH 18 G 19 CH1 20 CH1 21 G 22 CH 23 CH 24 N	CH1_1- CH1_1+ CH1_2-	LVDS Channel 1, Signal 1- LVDS Channel 1, Signal 1+	08/	L		Ground	
15 CH 16 CH 17 CH 18 CH 19 CH1 20 CH1 21 CH 22 CH 23 CH 24 N	H1_1+ CH1_2-	LVDS Channel 1, Signal 1+		38	CH2_3-	LVDS Channel 2, Signal 3-	
16 CH 17 CH 18 G 19 CH1 20 CH1 21 G 22 CH 23 CH 24 N	CH1_2-	C-0		39	CH2_3+	LVDS Channel 2, Signal 3+	
17 CH 18 G 19 CH1 20 CH1 21 G 22 CH 23 CH 24 N	_	1) (DO OL		40	N.C.	No connection	2
18 G 19 CH1 20 CH1 21 G 22 CH 23 CH 24 N	H1_2+	LVDS Channel 1, Signal 2-		41	N.C.	No connection	2
19 CH1 20 CH1 21 G 22 CH 23 CH 24 N		LVDS Channel 1, Signal 2+		42	GND	Ground	
20 CH1 21 G 22 CH 23 CH 24 N	GND	Ground		43	GND	Ground	
21 G 22 CH 23 CH 24 N	I1_CLK-	LVDS Channel 1, Clock -		44	GND	Ground	
22 CH 23 CH 24 N	I1_CLK+	LVDS Channel 1, Clock +	1.15	45	GND	Ground	
23 CH	GND	Ground		46	GND	Ground	
24 N	CH1_3-	LVDS Channel 1, Signal 3-		47	N.C.	No connection	2
	:H1_3+	LVDS Channel 1, Signal 3+		48	V_{DD}	Power Supply Input Voltage	
25 N	N.C.	No connection	2	49	V_{DD}	Power Supply Input Voltage	
	N.C.	No connection	2	50	V_{DD}	Power Supply Input Voltage	
		- 01		51	V_{DD}	Power Supply Input Voltage	
		No connection	2	50	V _{DD}	Power Supply Input Voltage	
		Display Plus Corporation					



Note1. Pin number start from the left side as the following figure.



Note2. Please leave this pin unoccupied. It can not be connected by any signal (Low/GND/High).


Note3. Input control signal threshold voltage definition

Item	Symbol	Min.	Тур.	Max.	Unit
Input High Threshold Voltage	VIH	2.7		3.6	V
Input Low Threshold Voltage	VIL	0	-	0.6	V

Note4. LVDS data format selection

LVDS_SEL	Mode
H or OPEN	NS
L	Jeida

Input equivalent impedance of LVDE_SEL pin






4.2 Input Data Format


4.3.1 LVDS Data mapping

LVDS Option NS



Note: x = 1, 2, 3, 4...

LVDS Option JEIDA



Note: x = 1, 2, 3, 4...



4.3.2 Color Input Data Reference

The brightness of each primary color (red, green and blue) is based on the 8 bit gray scale data input for the color; the higher the binary input, the brighter the color. The table below provides a reference for color versus data input.

DATA REFERENCE **COLOR**

)	. I	<u>.</u>	O		2		Ì			lor I		1									
Color		MS	D		RE	ΞD			'D	MS	D		GRI	EEN		LS	·D	MS	D		BL	UE		LS	· D
		R7	R6	R5	R4	R3	R2	LS R1	_	G7	G6	G5	G4	G3	G2					B5	B4	В3	B2	B1	В
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(255)	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green(255)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
Basic	Blue(255)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
Color	Cyan	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Magenta	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	RED(000)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	RED(001)	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R	F																								
	RED(254)	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	RED(255)	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	GREEN(000)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	GREEN(001)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0
G																									
	GREEN(254)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0
	GREEN(255)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	BLUE(000)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	BLUE(001)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
В																									
	BLUE(254)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0
	BLUE(255)	0	0 Py P	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1



Signal Timing Specification

This is the signal timing required at the input of the user connector. All of the interface signal timing should be satisfied with the following specifications for its proper operation.


satisfied with the following s	specifications for its p	proper operation.				
5.1 Input Timing 5.1.1 Timing table Timing Table (DE only		oroper operation.				
Signal	Item	Symbol	Min.	Тур.	Max	Unit
FO	Period	Tv	1100	1125	1480	Th
Vertical Section	Active	Tdisp (v)	: a	1080		
	Blanking	Tblk (v)	20	45	400	Th
	Period	Th	1030	1100	1325	Tclk
Horizontal Section	Active	Tdisp (h)	103	960		
	Blanking	Tblk (h)	70	140	365	Tclk
Clock	Frequency	Fclk=1/Tclk	53	74.25	82	MHz
Vertical Frequency	Frequency	Fv	47	60	63	Hz
Horizontal Frequency	Frequency	Fh	60	67.5	73	KHz

Notes:

- (1) Display position is specific by the rise of DE signal only. Horizontal display position is specified by the rising edge of 1st DCLK after the rise of 1st DE, is displayed on the left edge of the screen.
- (2) Vertical display position is specified by the rise of DE after a "Low" level period equivalent to eight times of horizontal period. The 1st data corresponding to one horizontal line after the rise of 1st DE is displayed at the top line of screen.
- (3) If a period of DE "High" is less than 1920 DCLK or less than 1080 lines, the rest of the screen displays black.
- (4) The display position does not fit to the screen if a period of DE "High" and the effective data period do not FOR DATAMOUSE synchronize with each other.



5.1.2 Signal Timing Waveform






5.2 Input interface characteristics


5.2.1 LVDS

	Parameter	Symbol		Value		Unit	Note
	raidilietei	Symbol	Min.	Тур.	Max	Offic	Note
	Input Differential Voltage	V _{ID}	200	400	600	mV _{DC}	1
	Differential Input High Threshold Voltage	V _{тн}	+100		+300	mV _{DC}	1
	Differential Input Low Threshold Voltage	V _{TL}	-300		-100	mV _{DC}	1
	Input Common Mode Voltage	V _{ICM}	1.1	1.25	1.4	V _{DC}	1
LVDS Interface	Input Channel Pair Skew Margin	t _{SKEW (CP)}	-500	-	+500	ps	2
interrace	Receiver Clock : Spread Spectrum Modulation range	Fclk_ss	Fclk -3%	00	Fclk +3%	MHz	3
	Receiver Clock : Spread Spectrum Modulation frequency	Fss	30	-	200	KHz	3
	Receiver Data Input Margin Fclk = 85 MHz	tRMG	-0.4		0.4	ns	8
	Fclk = 65 MHz		-0.5	-	0.5		

Note1. VICM = 1.25V




Note2. Input Channel Pair Skew Margin






Note3. LVDS Receiver Clock SSCG (Spread spectrum clock generator) is defined as below figures.




Note4. Receiver Data Input Margin

Domonotor	Combal	5	I I to ! 4	Note		
Parameter	Symbol	Min	Туре	Max	Unit	Note
Input Clock Frequency	Fclk	Fclk (min)	51:3	Fclk (max)	MHz	T=1/Fclk
Input Data Position0	tRIP1	- tRMG	0	tRMG	ns	
Input Data Position1	tRIP0	T/7- tRMG	T/7	T/7+ tRMG	ns	
Input Data Position2	tRIP6	2T/7- tRMG	2T/7	2T/7+ tRMG	ns	
Input Data Position3	tRIP5	3T/7- tRMG	3T/7	3T/7+ tRMG	ns	
Input Data Position4	tRIP4	4T/7- tRMG	4T/7	4T/7+ tRMG	ns	
Input Data Position5	tRIP3	5T/7- tRMG	5T/7	5T/7+ tRMG	ns	
Input Data Position6	tRIP2	6T/7- tRMG	6T/7	6T/7+ tRMG	ns	





5.3 Power Sequence for LCD



	V1 211	Values		11.2
Parameter	Min.	Type.	Max.	Unit
t1	0.4		30	ms
t2	0.1		50	ms
t3	450	elge,	022	ms
t4	0*1	Con. (r)	<u></u>	ms
t5	0	ine "Lug,		ms
t6	(2)	100-1.5	*2	ms
t7	500	/p:3		ms
t8	20*3	814	50	ms
t9	0			ms
t10	450			ms
t11	150			ms

Note:

- (1) t4=0: concern for residual pattern before BLU turn off.
- (2) t6: voltage of VDD must decay smoothly after power-off. (customer system decide this value)
- (3) When user control signal is N.C. (no connection), opened in Transmitted end, t8 timing spec can be negligible.




6. Backlight Specification

Electrical specification

	Item	S	ymbol	Condition	Min	Тур	Max	Unit	Note
1	Power Supply Input Voltage	V	/DDB	12-	22.8	24	25.2	V	-
2	Power Supply Input Current	Z P	I _{DDB}	VDDB=24V		2		Α	1
3	Power Consumption		P _{DDB}	VDDB=24V		48		Watt	1
4	Inrush Current		Irush	VDDB=24V	le l	2	4	Α	2
5	Control signal voltage	Va.	Hi	VDDB=24V	2.5	<u>-</u> O	5.5	V	-
3	Control signal voltage	V _{Signal}	Low	VDDB-24V	0	<u>.</u>	8.0	v	3
6	Control signal current		Signal	VDDB=24V	3 V	-	1	mA	-
7	External PWM Duty ratio (input duty ratio)	D_	EPWM	VDDB=24V	0	-	100	%	4
8	External PWM Frequency	F_	EPWM	VDDB=24V	120	-	960	Hz	4
9	Input Impedance		Rin	VDDB=24V	300			Kohm	-
10	LED MTTF	LEC	_MTTF	-	50,000	-	-	Hr	6, 7

Note 1: Dimming ratio= 100%, (Ta=25±5°C, Turn on for 45minutes)

Note 2: MAX input current while DB turn on, measurement condition VDDB rising time=20ms(VDDB: 10%~90%)



Note 3: When BLU off (VDDB = 24V , VBLON = 0V) , IDDB (max) = 0.1A

Note 4: Less than 5% dimming control is functional well and no backlight shutdown happened

Note 5: Normal: 0~0.8V; Abnormal: Open collector

Note 6: LED MTTF is defined as the time which luminance of LED is 50% compared to its original value.

[Operating condition: Continuous operating at Ta = 25±2°C, for single LED only]

Note7: MTTF is a reference index, it is not representative of warranty. Display Plus Confidence



6.2 Input Pin Assignment

The P430HVN01.4 module requires [1 power input (14-pin)] or [2 power input (12-pin & 14-pin)]

LED DB connector: CI0114M1HRL-NH(CviLux)

Pin	Symbol	Description	Note
1	VDDB	Power Supply Input Voltage	
2	VDDB	Power Supply Input Voltage	
3	VDDB	Power Supply Input Voltage	
4	VDDB	Power Supply Input Voltage	
5	VDDB	Power Supply Input Voltage	
6	GND	Ground	
7	GND	Ground	
8	GND	Ground	
9	GND	Ground	
10	GND	Ground	
11	NC	NC NC	
12	VBLON	BLU On-Off control:	1,2
13	NC	NC	3
14	PDIM	External PWM	1, 4

Note1. input control signal threshold voltage definition

Item	Symbol	Min.	Тур.	Max.	Unit
Input High Threshold Voltage	VIH	2.5	Let'n'	5.5	٧
Input Low Threshold Voltage	VIL	0	-	0.8	٧

Note2. VBLON

Mode selection

			12h Un 19:3
V	BLON		
el	lection	7	2/00
	VBLON	Note	20
	H or OPEN	BL On	
	L	BL Off	

Note3. Please leave this pin unoccupied. It cannot be connected by any signal (Low/GND/High).



Note4. PDIM

PWM Dimming range:




External PWM function dimming ratio 0%~100%, Judge condition as below:


- (1)Backlight module must be lighted ON normally.
- (2)All protection function must work normally.
- (3)Uniformity and flicker could be guaranteed at External PWM function dimming ratio 5%~100%

Display Plus Confidential



6.3 Power Sequence for Backlight





Dip condition

Parameter	Min	Тур	Max	Units
T1	20	2	-	ms *1
T2	250	1087	-	ms
T3	200			ms
T4	0	-	-	ms
T5	0	-	-	ms
T6		-	1000	ms ^{*2}

Note:1. T6 describes VDDB dip condition and VDDB couldn't lower than 10% VDDB.




7. Mechanical Characteristics

The contents provide general mechanical characteristics for the model P430HVN01.4. In addition the figures in the next page are detailed mechanical drawing of the LCD.

Ito	em	Dimension	Unit	Note
	Horizontal	961.4	mm	
Outline Dimension	Vertical	555.78	mm	
<	Depth (Dmin)	11.55	mm	Front bezel to Back Bezel
Weight	7.35	. 26	Kg	
	AUO Display			




Front View





Back View





8. Reliability Test Items

	Test Item	Q'ty	Condition
1	High temperature storage test	3	60°C, 500hrs
2	Low temperature storage test	3	-20°C, 500hrs
3	High temperature operation test	3	50°C, 500hrs
4	Low temperature operation test	3	-5°C, 500hrs
5	Vibration test (With carton)	1 PKG	Random wave (1.04Grms 2~200Hz) Duration: X,Y,Z 20min per axes
6	Drop test (With carton)	1 PKG	Height: 25.4 cm 1 corner 3 edges 6 flats
	Drop test (With carton)		



9. International Standard

9.1 Safety

- (1) UL 60950-1, 2nd Edition, 2014-10-14 (Information Technology Equipment Safety Part 1: General Requirements)CAN/CSA C22.2 No. 60950-1-07, 2nd Edition, 2014-10 (Information Technology Equipment - Safety - Part 1: General Requirements)
- (2) IEC 62368-1; Standard for Safety of International Electrotechnical Commission
- (3) EN 62368-1; European Committee for Electrotechnical Standardization (CENELEC), EUROPEAN STANDARD for Safety of Information Technology Equipment Including Electrical Business Equipment.

9.2 EMC

- (1) ANSI C63.4 "Methods of Measurement of Radio-Noise Emissions from Low-Voltage Electrical and Electrical Equipment in the Range of 9kHz to 40GHz. "American National standards Institute(ANSI), 2014
- (2) C.I.S.P.R "Limits and Methods of Measurement of Radio Interface Characteristics of Information Technology Equipment." International Special committee on Radio Interference.
- (3) EN 55032 "Limits and Methods of Measurement of Radio Interface Characteristics of Information Technology Equipment." European Committee for Electrotechnical Standardization. (CENELEC), AUO Display Plus Confidential Only

 AUO Display Plus Internal Use

 AUO Display Plus Internal Use

 AUO Display Plus Confidential

 AUO DISPLAY Plus Confident 2015




10. Packing

10.1 Definition of Label

A. Panel Label:






Green mark description

- (1) For Pb Free Product, AUO will add Pb for identification.
- (2) For RoHs compatible products, AUO will add RoHS for identification.


Note: The green Mark will be present only when the green documents have been ready by AUO internal green team. (definition of green design follows the AUO green design checklist.)

B. Carton Label:





10.2 Packing Methods



10.3 Pallet and Shipment Information

	Item	Specification			Doolsing Domonts
		Qty.	Dimension	Weight (kg)	Packing Remark
1	Packing BOX	6pcs/box	L1060*W376*H650	56	
2	Pallet	1,50	L1150*W1080*H132	5	mm
3	Boxes per Pallet	10 123			
4	Panels per Pallet	7 A 10° 18			3ВОХ
	Pallet after packing	OP 20	L1150*W1080*H782	173	1 layer
	FOY				



11. Precautions

Please pay attention to the followings when you use this TFT LCD module.

11.1. Mounting Precautions

- (1) You must mount a module using holes arranged in four corners or four sides.
- (2) You should consider the mounting structure so that uneven force (ex. twisted stress) is not applied to module. And the case on which a module is mounted should have sufficient strength so that external force is not transmitted directly to the module.
- (3) Please attach the surface transparent protective plate to the surface in order to protect the polarizer. Transparent protective plate should have sufficient strength in order to the resist external force.
- (4) You should adopt radiation structure to satisfy the temperature specification.
- (5) Acetic acid type and chlorine type materials for the cover case are not desirable because the former generates corrosive gas of attacking the polarizer at high temperature and the latter cause circuit broken by electro-chemical reaction.
- (6) Do not touch, push or rub the exposed polarizer with glass, tweezers or anything harder than HB pencil lead. And please do not rub with dust clothes with chemical treatment. Do not touch the surface of polarizer for bare hand or greasy cloth. (Some cosmetics are detrimental to the polarizer.)
- (7) When the surface becomes dusty, please wipe gently with absorbent cotton or other soft materials like chamois soaks with petroleum benzene. Normal-hexane is recommended for cleaning the adhesives used to attach front/ rear polarizer. Do not use acetone, toluene and alcohol because they cause chemical damage to the polarizer.
- (8) Wipe off saliva or water drops as soon as possible. Their long time contact with polarizer causes deformations and color fading.
- (9) Do not open the case because inside circuits do not have sufficient strength.

11.2. Operating Precautions

- (1) The spike noise causes the mis-operation of circuits. It should be lower than following voltage: V=±200mV(Over and under shoot voltage)
- (2) Response time depends on the temperature. (In lower temperature, it becomes longer.)
- (3) Brightness depends on the temperature. (In lower temperature, it may become lower.) And in lower temperature, response time (required time that brightness is stable after turned on) becomes longer.
- (4) Be careful for condensation at sudden temperature change. Condensation makes damage to polarizer or electrical contacted parts. And after fading condensation, smear or spot will occur.
- (5) When fixed patterns are displayed for a long time, remnant image is likely to occur.
- (6) Module has high frequency circuits. Sufficient suppression to the electromagnetic



interference shall be done by system manufacturers. Grounding and shielding methods may be important to minimize the interface.

(7) The conductive material and signal cables are kept away from LED driver inductor to prevent abnormal display, sound noise and temperature rising.

11.3. Operating Condition for Public Information Display

The device listed in the product specification is designed and manufactured for PID (Public Information Display) application. To optimize module's lifetime and function, below operating usages are required.

- (1) Normal operating condition
 - A. Operating temperature: 0~50°C
 - B. Operating humidity: 10~90%
 - C. Display pattern: dynamic pattern (Real display).Note) Long-term static display would cause image sticking.
- (2) Operation usage to protect against image sticking due to long-term static display.
 - A. Suitable operating time: under 24 hours a day
 (* The moving picture can be allowed for 24 hours a day)
 - B. Liquid Crystal refresh time is required. Cycling display between 5 minutes' information (static) display and 10 seconds' moving image.
 - C. Periodically change background and character (image) color.
 - D. Avoid combination of background and character with large different luminance.
- (3) Periodically adopt one of the following actions after long time display.
 - A. Running the screen saver (motion picture or black pattern)
 - B. Power off the system for a while
- (4) LCD system is required to place in well-ventilated environment. Adapting active cooling system is highly recommended.
- (5) Product reliability and functions are only guaranteed when the product is used under right operation usages. If product will be used in extreme conditions, such as high temperature/ humidity, display stationary patterns, or long operation time etc..., it is strongly recommended to contact AUO for filed application engineering advice. Otherwise, its reliability and function may not be guaranteed. Extreme conditions are commonly found at airports, transit stations, banks, stock market and controlling systems.

11.4. Electrostatic Discharge Control

Since a module is composed of electronic circuits, it is not strong to electrostatic discharge. Make certain that treatment persons are connected to ground through wristband etc. And don't touch interface pin directly.



11.5. Precautions for Strong Light Exposure

- (1) Strong light exposure causes degradation of polarizer and color filter.
- (2) To keep display function well as a digital signage application, especially the component of TFT is very sensitive to sunlight, it is necessary to set up blocking device protecting panel from radiation of ambient environment.

11.6. <u>Storage</u>

When storing modules as spares for a long time, the following precautions are necessary.

- (1) Store them in a dark place. Do not expose the module to sunlight or fluorescent light. Keep the temperature between 5°Cand 35°Cat normal humidity.
- (2) The polarizer surface should not come in contact with any other object. It is recommended that they be stored in the container in which they were shipped.
- (3) Storage condition is guaranteed under packing conditions.
- (4) The phase transition of Liquid Crystal in the condition of the low or high storage temperature will be recovered when the LCD module returns to the normal condition.

11.7. Handling Precautions for Protection Film


- (1) The protection film is attached to the bezel with a small masking tape. When the protection film is peeled off, static electricity is generated between the film and polarizer. This should be peeled off slowly and carefully by people who are electrically grounded and with well ion-blown equipment or in such a condition, etc.
- (2) When the module with protection film attached is stored for a long time, sometimes there remains a very small amount of glue still on the bezel after the protection film is peeled off.
- (3) You can remove the glue easily. When the glue remains on the bezel or its vestige is recognized, please wipe them off with absorbent cotton waste or other soft material like chamois soaked with normal-hexane.

11.8. Dust Resistance

- (1) AUO module dust test is conducted with marked holes (see Figure 2) sealed to comply with JIS D0207.
- (2) Module users should design set with these holes used/sealed (if not used) or covered by set mechanism to prevent dust from entering. The AUO testing procedure cannot replicate all different real world scenarios, module users should apply set dust resistance solution to meet users' requirement.



(Figure 2)





ALL TECHNOLOGIES. ALL COMPETENCIES. ONE SPECIALIST.



DATA MODUL AG Landsberger Straße 322 DE-80687 Munich Phone: +49-89-56017-0 DATA MODUL WEIKERSHEIM GMBH Lindenstraße 8 DE-97990 Weikersheim Phone: +49-7934-101-0

