

Kaohsiung Opto-Electronics Inc.

FOR MESSRS: DATE:	ATE: May	24 th ,2	2013
-------------------	----------	---------------------	------

CUSTOMER'S ACCEPTANCE SPECIFICATIONS

TX14D25VM1BAA

Contents

No.	ITEM	SHEET No.	PAGE
1	COVER	7B64PS 2701-TX14D25VM1BAA-1	1-1/1
2	RECORD OF REVISION	7B64PS 2702-TX14D25VM1BAA-1	2-1/1
3	GENERAL DATA	7B64PS 2703-TX14D25VM1BAA-1	3-1/1
4	ABSOLUTE MAXIMUM RATINGS	7B64PS 2704-TX14D25VM1BAA-1	4-1/1
5	ELECTRICAL CHARACTERISTICS	7B64PS 2705-TX14D25VM1BAA-1	5-1/1
6	OPTICAL CHARACTERISTICS	7B64PS 2706-TX14D25VM1BAA-1	6-1/2~2/2
7	BLOCK DIAGRAME	7B64PS 2707-TX14D25VM1BAA-1	7-1/1
8	RELIABILITY TESTS	7B64PS 2708-TX14D25VM1BAA-1	8-1/1
9	LCD INTERFACE	7B64PS 2709-TX14D25VM1BAA-1	9-1/7~7/7
10	OUTLINE DIMENSIONS	7B64PS 2710-TX14D25VM1BAA-1	10-1/1
11	APPEARANCE STANDARD	7B64PS 2711-TX14D25VM1BAA-1	11-1/3~3/3
12	PRECAUTIONS	7B64PS 2712-TX14D25VM1BAA-1	12-1/1
13	DESIGNATION OF LOT MARK	7B64PS 2713-TX14D25VM1BAA-1	13-1/1

ACCEPTED BY: PROPOSED BY: Lend

KAOHSIUNG OPTO-ELECTRONICS INC.	SHEET NO.	7B64PS 2701- TX14D25VM1BAA-1	PAGE	1-1/1
---------------------------------	--------------	------------------------------	------	-------

2. RECORD OF REVISION DATE SHEET No. SUMMARY

KAOHSIUNG	OPTO-ELEC	TRONICS INC

3. GENERAL DATA

3.1 DISPLAY FEATURES

This module is a 5.7" QVGA of 4:3 format amorphous silicon TFT. The pixel format is vertical stripe and sub pixels are arranged as R(red), G(green), B(blue) sequentially. This display is RoHS compliant, and COG (chip on glass) technology and LED backlight are applied on this display

Part Name	TX14D25VM1BAA			
Module Dimensions	131.0(W) mm x 102.2(H) mm x 10.9(D) mm typ.			
LCD Active Area	115.2(W) mm x 86.4(H) mm			
Dot Pitch	0.12(W) mm x 3(R, G, B)(W) x 0.36(H) mm			
Resolution	320 x 3(RGB)(W) x 240(H) dots			
Color Pixel Arrangement	R, G, B Vertical stripe			
LCD Type	Transmissive Color TFT; Normally White			
Display Type	Active Matrix			
Number of Colors	262k Colors			
Backlight	15 LEDs (3 serial x 5)			
Weight	142g typ.			
Interface	C-MOS; 18-bit RGB; 40 pins			
Power Supply Voltage	3.3V for LCD and Backlight			
Power Consumption	380mW for LCD; 1030mW for B/L			
Viewing Direction	6 O'clock (without image inversion and least brightness change) 12 O'clock (contrast peak located at)			

4. ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Min.	Max.	Unit	Remarks
Supply Voltage	V_{DD}	-0.3	5.0	V	-
Input Voltage of Logic	VI	-0.2	V _{DD} +0.2	V	Note 1
Operating Temperature	Тор	-30	80	°C	Note 2
Storage Temperature	Tst	-30	80	°C	Note 2

- Note 1: The rating is defined for the signal voltages of the interface such as DE, DCLK and RGB data bus.
- Note 2: The maximum rating is defined as above based on the panel surface temperature, which might be different from ambient temperature after assembling the panel into the application. Moreover, some temperature-related phenomenon as below needed to be noticed:
 - Background color, contrast and response time would be different in temperatures other than $25\,^{\circ}\mathrm{C}\,.$
 - Operating under high temperature will shorten LED lifetime.

5. ELECTRICAL CHARACTERISTICS

5.1 LCD CHARACTERISTICS

 $T_a = 25$ °C, Vss = 0V

Item	Symbol	Condition	Min.	Тур.	Max.	Unit	Remarks
Power Supply Voltage	V_{DD}	-	3.0	3.3	3.6	V	-
Input Voltage of Logic	\ /I	"H" level	$0.7V_{DD}$	-	V_{DD}	\ /	Nata 4
Input Voltage of Logic	VI	"L" level	V_{SS}	-	$0.3V_{DD}$	V	Note 1
Power Supply Current	I _{DD}	V_{DD} - V_{SS} =3.3 V	ı	115	130	mA	Note 2
Vsync Frequency	f_{v}	-	52	60	68	Hz	•
Поло Баста	C	VGA	25.22	29.46	36.24	121.1-	•
Hsync Frequency	$f_{\scriptscriptstyle H}$	QVGA	12.84	15.18	36.38	KHz	
DOLK Francisco	r	VGA	17.12	20.9	26.78	N 41 1-	-
DCLK Frequency	f_{CLK}	QVGA	4.6	5.85	16.48	MHz	


- Note 1: The rating is defined for the signal voltages of the interface such as DE, DCLK, DIM and RGB data bus.
- Note 2: An all black check pattern is used when measuring I_{DD} , f_{v} is set to 60 Hz.
- Note 3: 1.0A fuse is applied in the module for I_{DD}. For display activation and protection purpose, power supply is recommended larger than 2.5A to start the display and break fuse once any short circuit occurred.

5.2 BACKLIGHT CHARACTERISTICS

 $T_a = 25 \, ^{\circ}C$

Item	Symbol	Condition	Min.	Тур.	Max.	Unit	Remarks
Power Supply Voltage	V_{DD}	Backlight Unit	3.0	3.3	3.6	V	Note1
LED Forward Current	-	0V;0% duty	-	312	342	~ ∧	Note2
(Dim Control)	ILED	3.3VDC;100% duty	-	120	132	mA	Notez
LED Lifetime	-	312mA	-	50K	-	hrs	Note 3

- Note 1: Fig. 5.1 shows the LED backlight circuit. The circuit has 15 LEDs in total and R is 200Ω .
- Note 2:Dimming function can be obtained by applying DC voltage or PWM signal from the display interface CN1. The recommended PWM signal is 1K~10KHz with 3.3V amplitude.
- Note 2: The estimated lifetime is specified as the time to reduce 50% brightness by applying 60mA at $25\,^{\circ}\mathrm{C}$.



KAOHSIUNG OPTO-ELECTRONICS INC.

SHEET NO.

7B64PS 2705- TX14D25VM1BAA-1

PAGE

6. OPTICAL CHARACTERISTICS

The optical characteristics are measured based on the conditions as below:

- Supplying the signals and voltages defined in the section of electrical characteristics.
- The backlight unit needs to be turned on for 30 minutes.
- The ambient temperature is 25 °C.
- In the dark room around 500~1000 lx, the equipment has been set for the measurements as shown in Fig 6.1.

 $T_a = 25 \, ^{\circ}C, f_v = 60 \, \text{Hz}, \, \text{Vdd} = 3.3 \, \text{V}$


Item		Symbol	Condition	Min.	Тур.	Max.	Unit	Remarks
Brightness o	f White	-	4 00 0 00	360	450	-	cd/m ²	Note 1
Brightness Ur	niformity	-	$\phi = 0^{\circ}, \theta = 0^{\circ},$	70	-	-	%	Note 2
Contrast F	Ratio	CR	I _{LED} = 312mA	300	600	-	-	Note 3
Response	Time		$\phi = 0^{\circ}, \theta = 0^{\circ}$	-	45	-	ms	-
NTSC R	atio	-	$\phi = 0^{\circ}, \theta = 0^{\circ}$	-	60	-	%	-
		θ x	$\phi = 0^{\circ}, CR \ge 10$	50	60	-		
\/iavvina A	n al a	θ x'	$\phi = 180^{\circ}, CR \ge 10$	50	60	-	D	Note 5
viewing A	Viewing Angle		$\phi = 90^{\circ}, CR \ge 10$	65	75	-	Degree	Note 5
		$\theta \mathbf{y}'$	$\phi = 270^{\circ}, CR \ge 10$	45	55	-		
	Dod	Χ		0.58	0.63	0.68		
	Red	Υ		0.29	0.34	0.39		
	0	Χ		0.32	0.37	0.42		
Color	Green	Υ		0.54	0.59	0.64	-	Note 6
Chromaticity		Х	$\phi = 0^{\circ}, \theta = 0^{\circ}$	0.10	0.15	0.20		
	Dide	Υ		0.04	0.09	0.14		
	White	Χ		0.26	0.31	0.36		
	vviile	Υ		0.28	0.33	0.38		

Note 1: The brightness is measured from the center point of the panel, P5 in Fig. 6.2, for the typical value.

Note 2: The brightness uniformity is calculated by the equation as below:

Brightness uniformity =
$$\frac{\text{Min. Brightness}}{\text{Max. Brightness}}$$
 X100%

, which is based on the brightness values of the 9 points measured by BM-5 as shown in Fig. 6.2.






Fig. 6.2


6-1/2

KAOHSIUNG OPTO-ELECTRONICS INC.	SHEET NO.	7B64PS 2706- TX14D25VM1BAA-1	PAGE
---------------------------------	--------------	------------------------------	------

Note 3: The Contrast ratio is measured from the center point of the panel, P5, and defined as the following equation:


CR = Brightness of White
Brightness of Black

Note 4: The definition of response time is shown in Fig. 6.3. The rising time is the period from 90% brightness to 10% brightness when the data is from white to black. Oppositely, Falling time is the period from 10% brightness rising to 90% brightness.




Note 5: The definition of viewing angle is shown in Fig. 6.4. Angle ϕ is used to represent viewing directions, for instance, $\phi = 270^{\circ}$ means 6 o'clock, and $\phi = 0^{\circ}$ means 3 o'clock. Moreover, angle θ is used to represent viewing angles from axis Z toward plane XY.

The viewing direction of this display is 6 o'clock, which means that a photograph with gray scale would not be reversed in color and the brightness change would be less from this direction. However, the best contrast peak would be located at 12 o'clock.



Note 6: The color chromaticity is measured from the center point of the panel, P5, as shown in Fig. 6.2.

7. BLOCK DIAGRAM




Note 1: Signals are DCLK, DIM, DE and RGB data bus.

8. RELIABILITY TESTS

Test Item	Condition	
High Temperature	1) Operating 2) 80 °C	240 hrs
Low Temperature	1) Operating 2) -30 °C	240 hrs
High Temperature	1) Storage 2) 80 ° C	240 hrs
Low Temperature	1) Storage 2) -30 °C	240 hrs
Heat Cycle	1) Operating 2) -20 °C ~70 °C 3) 3hrs~1hr~3hrs	240 hrs
Thermal Shock	 Non-Operating -35 °C ↔ 85 °C 0.5 hr ↔ 0.5 hr 	240 hrs
High Temperature & Humidity	1) Operating 2) 40 °C & 85%RH 3) Without condensation (Note3)	240 hrs
Vibration	1) Non-Operating 2) 20~200 Hz 3) 2G 4) X, Y, and Z directions	1 hr for each direction
Mechanical Shock	1) Non-Operating 2) 10 ms 3) 50G 4) ±X, ± Y and ±Z directions	Once for each direction
ESD	 Operating Tip: 200 pF, 250 Ω Air discharge for glass: ± 8KV Contact discharge for metal frame: ± 8KV 	1) Glass: 9 points 2) Metal frame: 8 points (Note4)

- Note 1: There is no display functionality failure occurred after the reliability tests.
- Note 2: The display is not guaranteed for use in corrosive gas environments.
- Note 3: Under the condition of high temperature & humidity, if the temperature is higher than 40 °C, the humidity needs to be reduced as Fig. 8.1 shown.
- Note 4: All pins of LCD interface (CN1) have been tested by ± 100 V contact discharge of ESD under non-operating condition.



KAOHSIUNG OPTO-ELECTRONICS INC. SHEET NO. 7B64PS 2708- TX14D25VM1BAA-1 PAGE 8-1/1

9. LCD INTERFACE

9.1 INTERFACE PIN CONNECTIONS

The display interface connector is FA5B040HP1 made by JAE (Thickness: 0.3 ± 0.05 mm; Pitch: 0.5 ± 0.05 mm) and more details of the connector are shown in the section of outline dimension.

Pin assignment of LCD interface is as below:

Pin No.	Signal	Function	Pin No.	Signal	Function
1	V_{DD}		21	G4	Croon Data
2	V_{DD}	Dower Supply for Logic	22	G3	Green Data
3	V_{DD}	Power Supply for Logic	23	V_{SS}	GND
4	V_{DD}		24	G2	
5	NC	No Connection	25	G1	Green Data
6	DE	Timing Signal for Data	26	G0	
7	V_{SS}	GND	27	V_{SS}	GND
8	DCLK	Dot Clock	28	R5	
9	V_{SS}	GND	29	R4	Red Data
10	NC	No Connection	30	R3	
11	V_{SS}	GND	31	V_{SS}	GND
12	B5		32	R2	
13	B4	Blue Data	33	R1	Red Data
14	В3		34	R0	
15	V_{SS}	GND	35	NC	No Connection
16	B2		36	DIM	Note1
17	B1	Blue Data	37	NC	
18	В0		38	NC	No Connection
19	V_{SS}	GND	39	NC	No Connection
20	G5	Green Data	40	NC	

Note 1:Normel brightness: 0V or 0% PWM duty; Brightness Control: 0V to 3.3V DC or 0% to 100% PWM duty.

KAOHSIUNG OPTO-ELECTRONICS INC.	SHEET NO.	7B64PS	2709- TX14D25VM1BAA-1	PAGE	9-1/7	
---------------------------------	--------------	--------	-----------------------	------	-------	--

9.2 TIMING CHART A. for QVGA th = 385 CLK (1H) DE 385 1 5.85M Hz (typ 30CLK (typ.) thd = 320 CLK (fixed) 35 CLK (typ.) Invalid data Invalid data Display data R [0:5] G [0:5] B [0:5] Fig. 9.1 Horizontal Timing tv = 253 H (60 Hz)DE tvd = 240 H (fixed)7H (typ.) 6H (typ.) Invalid lines Display lines Invalid lines RGB Fig. 9.2 Vertical Timing




Fig. 9.3 Horizontal Timing




Fig. 9.4 Vertical Timing

7B64PS 2709- TX14D25VM1BAA-1

B. CLOCK AND DATA INPUT TIMING




Fig. 9.5 Setup & Hold Time

9.3 TIME TABLE

The column of timing sets including minimum, typical, and maximum as below are based on the best optical performance, frame frequency (Vsync) = 60 Hz to define. If 60 Hz is not the aim to set, 52~68 Hz for Vsync is recommended to apply for better performance by other parameter combination as the definitions in section 5.1.

A. TIMING CHART

	Itei	m	Symbol	Min.	Тур.	Max.	Unit
		CLK Frequency	fclk	5.31	5.85	14.5	M Hz
	Horizontal	Display Data	thd	320	320	320	CLIK
QVGA		Cycle Time	th	358	385	453	CLK
	\	Display Data	tvd	240	240	240	
	Vertical	Cycle Time	tv	247	253	535	Н
		CLK Frequency	fclk	19.8	20.9	23.6	M Hz
	Horizontal	Display Data	thd	640	640	640	01.14
VGA		Cycle Time	th	679	709	739	CLK
	\/a=t;==1	Display Data	tvd	480	480	480	
	Vertical	Cycle Time	tv	485	491	533	Н

B. CLOCK AND DATA INPUT TIMING

	Item	Symbol	Min.	Тур.	Max.	Unit
	Duty	Tcwh	40	50	60	%
DCLK	Cycle Time(QVGA)	Tcph	69	171	188	
	Cycle Time(VGA)	Tcph	42.4	47.8	50.5	
Data	Setup Time	Tdsu	8	-	-	
Data	Hold Time	Tdhd	8	-	-	
DE	Setup Time	Tesu	8	-	-	
DE	Hold Time	Tehd	8	-	-	

9.4 POWER SEQUENCE




Fig. 9.4 Power Sequence Timing

- Note 1: In order to avoid any damages, V_{DD} has to be applied before all other signals. The opposite is true for power Off where V_{DD} has to be remained on until all other signals have been switch off. The recommended time period is 1 second. Hot plugging might cause display damage due to incorrect power sequence, please pay attention on interface connecting before power on.
- Note 2: In order to avoid showing uncompleted patterns in transient state. It is recommended that switching the backlight on is delayed for 1 second after the signals have been applied. The opposite is true for power Off where the backlight has to be switched off 1 second before the signals are removed.

9.5 DATA INPUT for DISPLAY COLOR

	COLOR & Gray Scale								Ι	Data	Signa	al							
	Gray Scale	R5	R4	R3	R2	R1	R0	G5	G4	G3	G2	G1	G0	B5	B4	В3	B2	B1	B0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red (63)	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
	Green (63)	0	0	0	0	0	0	1	1	1	1	1	1	0	0	0	0	0	0
Basic	Blue (63)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1
Color	Cyan	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1
	Magenta	1	1	1	1	1	1	0	0	0	0	0	0	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red (1)	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
	Red (2)	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
Red	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	Red (62)	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red (63)	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green (1)	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0
	Green (2)	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0
Green	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	Green (62)	0	0	0	0	0	0	1	1	1	1	1	0	0	0	0	0	0	0
	Green (63)	0	0	0	0	0	0	1	1	1	1	1	1	0	0	0	0	0	0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Blue (1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
	Blue (2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
Blue	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	:	:	:	:	:	:	:	:	:	:	:	:	:		:	:	:	:	:
	Blue (62)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	0
	Blue (63)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1

10. DIMENSIONAL OUTLINE 131.0±0.5 3.0 ± 0.5 125±0.5 3.3±0.3 119.4±0.3 (Window of Bezel) 5.5±0.3 3.5±0.3 5.5±0.3 115.2±0.1 (LCD Active Area) (70.8)10.9±0.5 (63.1)9.6±0.5 320 x 3 (R.G.B) x 240 Barcode Label (48.7) 86.4±0.1 (LCD Active Area) 102.2±0.5 90.6±0.3 (Window of Bezel) (79.08) - Active Area Center Pin1 Insert Direction View Direction CN1 Recommended design rule for CN1 FPC 19.5±0.05 20.5±0.05 4.2 min. Scale: NTS Stiffener Tape Unit: mm Conductive Side SHEET PAGE 10-1/1 KAOHSIUNG OPTO-ELECTRONICS INC. 7B64PS 2710-TX14D25VM1BAA-1 No.

11. APPEARANCE STANDARD

The appearance inspection is performed in a dark room around 500~1000 lx based on the conditions as below:

- The distance between inspector's eyes and display is 30 cm.
- The viewing zone is defined with angle θ shown in Fig. 11.1 The inspection should be performed within 45° when display is shut down. The inspection should be performed within 5° when display is power on.




Fig. 11.1

11.1 THE DEFINITION OF LCD ZONE

LCD panel is divided into 2 areas as shown in Fig.11.2 for appearance specification in next section. A zone is the LCD active area (dot area); B zone is the area between A zone and metal frame.

In terms of housing design, B zone is the recommended window area customers' housing should be located in.




Fig. 11.2

11.2 LCD APPEARANCE SPECIFICATION

The specification as below is defined as the amount of unexpected phenomenon or material in different zones of LCD panel. The definitions of length, width and average diameter using in the table are shown in Fig. 11.4 and Fig. 11.5.

Item		Criteria					
	Length (mm)	Width (mm)	Maximum n	umber	Minimum space		
O a martial and	L≦15	W≦0.02	Ignored		-		
Scratches	L≦15	0.02 <w≦0.1< td=""><td>5</td><td></td><td>-</td><td>Α</td></w≦0.1<>	5		-	Α	
	L>15	0.1 < W	0		-		
Dent		Serious one	is not allowed			Α	
Wrinkles in polarizer		Serious one	is not allowed			Α	
	Average diar	neter (mm)	Max	ximum r	umber		
Dubbles on relation	Di	≦0.3		Ignore	d	^	
Bubbles on polarizer	0.3 < D ≤	≦0.6		4		Α	
	0.6 <d< td=""><td></td><td colspan="2">0</td><td></td><td colspan="2"></td></d<>		0				
	Length (mm)	Widt	h (mm)	Max	imum number	А	
	L≦2.0	W	/ ≤ 1.5		5	A	
4) Otaina	L>2.0	1.5 <w< td=""><td colspan="3">1.5<w< td=""><td></td></w<></td></w<>	1.5 <w< td=""><td></td></w<>				
1) Stains		Round (I	Round (Dot shape)				
2) Foreign Materials3) Dark Spot	Average diameter ((mm) Maximu	m number	Minimum Space		А	
3) Dark Spot	D≦0.2	lgr	nored	-			
	0.2 <d<0.6< td=""><td></td><td>4</td><td colspan="2">-</td></d<0.6<>		4	-			
	0.6≦D		0	-			
Thos		Those wiped out e	easily are acce	ptable			
		Area	Area	Max	imum number		
Dot-Defect	Bright dot-defed	ct 1 dot	2 dot		3 dot	Α	
Doi-Delect	Dark dot-defec	t 2 dot	3 dot		4 dot	(Note 1)	
	Bright + Dark po	int 3 dot	4 dot		5 dot		

Note 1: The Dot-Defect inspection within A zone (active area) would be divided into area , as Fig. 11.3 shown.






Fig. 11.3

KAOHSIUNG OPTO-ELECTRONICS INC.	SHEET NO.	7B64PS 2711- TX14D25VM1BAA-1	PAGE	11-2/3	
---------------------------------	--------------	------------------------------	------	--------	--

LED BACKLIGHT APPEARANCE

Item		Crite	eria		Applied zone	
Dark Spots	Average diameter	(mm)	Ма			
White Spots	D≦0.4			Ignored	Α	
Foreign Materials (Spot)	0.4 < D			None		
	Width (mm)	Length	n (mm)	Maximum number		
Foreign Materials	W < 0.0	L≦2.5		1	۸	
(Line)	W≦0.2	2.5 <l< td=""><td>_</td><td>None</td><td>Α</td></l<>	_	None	Α	
	0.2 <w< td=""><td></td><td>-</td><td>None</td><td></td></w<>		-	None		
	Width (mm)	Length	n (mm)	Maximum number		
	W≦0.1		-	Ignored		
Scratches	0.1 < W < 0.2		L≦11.0 1		Α	
	0.1 < W ≦ 0.2	11.0 <l< td=""><td colspan="2">_ None</td></l<>		_ None		
	0.2 <w< td=""><td></td><td>-</td><td>None</td><td></td></w<>		-	None		





Average diameter = $\frac{a+b}{2}$

Fig 11.4

Fig 11.5

12. PRECAUTIONS

12.1 PRECAUTIONS OF ESD

- 1) Before handling the display, please ensure your body has been connected to ground to avoid any damages by ESD. Also, do not touch display's interface directly when assembling.
- 2) Please remove the protection film very slowly before turning on the display to avoid generating ESD.

12.2 PRECAUTIONS OF HANDLING


- 1) In order to keep the appearance of display in good condition; please do not rub any surfaces of the displays by sharp tools harder than 3H, especially touch panel, metal frame and polarizer.
- 2) Please do not pile the displays in order to avoid any scars leaving on the display. In order to avoid any injuries, please pay more attention for the edges of glasses and metal frame, and wear finger cots to protect yourself and the display before working on it.
- 3) Touching the display area or the terminal pins with bare hand is prohibited. This is because it will stain the display area and cause poor insulation between terminal pins, and might affect display's electrical characteristics furthermore.
- 4) Do not use any harmful chemicals such as acetone, toluene, and isopropyl alcohol to clean display's surfaces.
- 5) Please use soft cloth or absorbent cotton with ethanol to clean the display by gently wiping. Moreover, when wiping the display, please wipe it by horizontal or vertical direction instead of circling to prevent leaving scars on the display's surface, especially polarizer.
- 6) Please wipe any unknown liquids immediately such as saliva, water or dew on the display to avoid color fading or any permanently damages.
- 7) Maximum pressure to the surface of the display must be less than 1.96×10^4 Pa. If the area of adding pressure is less than 1 cm^2 , the maximum pressure must be less than 1.96×10^4 Pa.

12.3 PRECAUTIONS OF OPERATING

- 1) Please input signals and voltages to the displays according to the values defined in the section of electrical characteristics to obtain the best performance. Any voltages over than absolute maximum rating will cause permanent damages to this display. Also, any timing of the signals out of this specification would cause unexpected performance.
- 2) When the display is operating at significant low temperature, the response time will be slower than it at $25\,\mathrm{C}^{\circ}$. In high temperature, the color will be slightly dark and blue compared to original pattern. However, these are temperature-related phenomenon of LCD and it will not cause permanent damages to the display when used within the operating temperature.
- 3) The use of screen saver or sleep mode is recommended when static images are likely for long periods of time. This is to avoid the possibility of image sticking.
- 4) Spike noise can cause malfunction of the circuit. The recommended limitation of spike noise is no bigger than ± 100 mV.

13. DESIGNATION of LOT MARK

1) The lot mark is showing in Fig.13.3. First 4 digits are used to represent production lot, T represented made in Taiwan, and the last 6 digits are the serial number.



2) The tables as below are showing what the first 4 digits of lot mark are shorted for.

Year	Mark
2013	3
2014	4
2015	5
2016	6
2017	7

Month	Mark	Month	Mark
1	01	7	07
2	02	8	08
3	03	9	09
4	04	10	10
5	05	11	11
6	06	12	12

Week (Days)	Mark
1~7	1
8~14	2
15~21	3
22~28	4
29~31	5

- 3) Except letters I and O, revision number will be shown on lot mark and following letters A to Z.
- 4) The location of the lot mark is on the back of the display shown in Fig. 13.3.



Fig 13.3