# DATA MODUL

# 

# **Specification**

# TX18D200VM0EAA

7" - 1920 x 1080 – LVDS

Spec Revision: Revision Date: 22.07.2024

Note: This specification is subject to change without prior notice

# **Passion Displayed**



FOR MESSRS : \_\_\_\_\_

DATE : Jul. 22<sup>nd</sup> ,2024

# TECHNICAL DATA

# TX18D200VM0EAA

## Contents

No.	ITEM	SHEET No.	PAGE
1	COVER	JDC90000014-1	1-1/1
2	RECORD OF REVISION	JDC90000014-1	2-1/1
3	GENERAL DATA	JDC90000014-1	3-1/1
4	ABSOLUTE MAXIMUM RATINGS	JDC90000014-1	4-1/1
5	ELECTRICAL CHARACTERISTICS	JDC90000014-1	5-1/2~2/2
6	OPTICAL CHARACTERISTICS	JDC90000014-1	6-1/2~2/2
7	BLOCK DIAGRAM	JDC90000014-1	7-1/1
8	LCD INTERFACE	JDC90000014-1	8-1/7~7/7
9	OUTLINE DIMENSIONS	JDC90000014-1	9-1/2~2/2

ACCEPTED BY: \_\_\_\_\_

JDC90000014-1

PAGE 1-1/1

DATE SHEET No. SUMMARY	2. REC	CORD OF REVISI	ON				
	DATE	SHEET No.			SUMMARY		
	L	1					
JDI Taiwan Inc. Kaohsiung Branch NO. JDC900000014-1 PAGE 2-1/1	JDI Taiwa	an Inc. Kaohsiung Branch	SHEET NO.	JDC9	00000014-1	PAGE	2-1/1

# 3. GENERAL DATA

#### **3.1 DISPLAY FEATURES**

This module is a 7" FHD of 16:9 format LTPS TFT. The pixel format is vertical stripe and sub pixels are arranged as R (red), G (green), B (blue) sequentially. This display is RoHS compliant, COG (chip on glass) technology and LED backlight are applied on this display.

Part Name	TX18D200VM0EAA
Module Dimensions	169.0(W) mm x 104.0(H) mm x 10.0 (D) mm typ.
LCD Active Area	155.52(W) mm x 87.48(H) mm
Pixel Pitch	0.081(W) mm x 0.081 (H) mm
Resolution	1920 x 3(RGB)(W) x 1080(H) dots
Color Pixel Arrangement	R, G, B Vertical Stripe
LCD Type	Transmissive Color TFT; Normally Black
Display Type	Active Matrix
Number of Colors	16.7M Colors
Backlight	3 LEDs Series x 10 Parallel (30 LEDs in Total)
Weight	180 typ. (g)
Interface	LVDS; 20 pins
Power Supply Voltage	3.3V for LCD; 12V for Backlight
Power Consumption	0.891W for LCD; 7.14W for Backlight
Viewing Direction	Super Wide Version (In-Plane Switching)

# 4. ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Min.	Max.	Unit	Remarks
Supply Voltage	V <sub>DD</sub>	-0.3	4.0	V	-
Input Voltage of Logic	Vı	-0.3	V <sub>DD</sub> +0.3	V	Note 1
Operating Temperature	Тор	-40	85	°C	Note 2
Storage Temperature	Tst	-40	90	°C	Note 2
Backlight Input Voltage	VLED	-	15	V	-

Note 1: The rating is defined for the signal voltages of the interface such as CLK and pixel data pairs.

- Note 2: The maximum rating is defined as above based on the chamber temperature, which might be different from ambient temperature after assembling the panel into the application. Moreover, some temperature-related phenomenon as below needed to be noticed:
  - Background color, contrast and response time would be different in temperatures other than 25  $\,^\circ\mathrm{C}\,.$

- Operating under high temperature will shorten LED lifetime.

JDI Taiwan Inc. Kaohsiung Branch	SHEET NO.	JDC90000014-1	PAGE	4-1/1

# 5. ELECTRICAL CHARACTERISTICS

#### 5.1 LCD CHARACTERISTICS

```
T_a = 25 °C, Vss = 0V
```

Item	Symbol	Condition	Min.	Тур.	Max.	Unit	Remarks
Power Supply Voltage	Vdd	-	3.0	3.3	3.6	V	-
Differential Input		"H" level	-	-	+100		
Voltage for LVDS Receiver Threshold	Vı	"L" level	-100	-	-	mV	Note 1
Power Supply Current	I <sub>DD</sub>	V <sub>DD</sub> =3.3V	-	270	-	mA	Note 2
Vsync Frequency	$f_v$	-	-	60	-	Hz	
Hsync Frequency	$f_{\scriptscriptstyle H}$	-	66	67.5	68.1	KHz	Note 3
CLK Frequency	$f_{CLK}$	-	135.3	148.5	150	MHz	


Note 1: VCM=+1.2V

VCM is common mode voltage of LVDS transmitter/receiver.

**Typical Input Swim** 

#### Minimum Input Swim

Maximum Input Swim



Note 2: An all white check pattern is used when measuring  $I_{DD}$ .  $f_{\nu}$  is set to 60 Hz. Note 3: For LVDS transmitter input.

JDI Taiwan Inc. Kaohsiung Branch	SHEET NO.	JDC90000014-1	PAGE	5-1/2

5.2 BACKLIGHT CHARACTERISTICS							
Item	Symbol	Condition	Min.	Тур.	Max.	Unit	Remarks
LED Input Voltage	VLED	-	11.7	12	12.3	V	Note1
LED Forward Current		0V; 0% duty	-	595	-		Nata 2
(Dim Control)	ILED	3.3VDC; 100% duty	-	35	-	mA	Note 2
LED lifetime	-	I <sub>LED</sub> = 595 mA	_	100K	-	hrs	Note 3

- Note 1: As Fig. 5.1 shown, LED current is constant, 595 mA, controlled by the LED driver when applying 12V.
- Note 2: Dimming function can be obtained by applying DC voltage or PWM signal from the display interface CN1. The recommended PWM signal is 1K ~ 10K Hz with 3.3V amplitude.
- Note 3: The estimated lifetime is specified as the time to reduce 50% brightness by applying 595 mA at 25°C.




Fig. 5.1

JDI Taiwan Inc. Kaohsiung Branch SHEET JDC90000001	1 PAGE 5-2/2
--	--------------

# 6. OPTICAL CHARACTERISTICS

The optical characteristics are measured based on the conditions as below:

- Supplying the signals and voltages defined in the section of electrical characteristics.
- The backlight unit needs to be turned on for 30 minutes.
- The ambient temperature is 25  $^{\circ}C\,.$
- In the dark room around 500~1000 lx, the equipment has been set for the measurements as shown in Fig 6.1.


		<i>T<sub>a</sub></i>	_=25 °C,	$f_{v} = 60  \text{Hz},$	VDD = 3.3V			
Item		Symbol	Condition	Min.	Тур.	Max.	Unit	Remarks
Brightness of White Brightness Uniformity		-		960	1200	-	cd/m <sup>2</sup>	Note 1
		-	$\phi = 0^{\circ}, \theta = 0^{\circ},$	70	-	-	%	Note 2,3
Contrast F	Ratio	CR	I <sub>LED</sub> = 595 mA	500	1300	-	-	Note 4
Response (Rising + Fa		$T_r + T_f$	$\phi = 0^\circ, \theta = 0^\circ$	-	23	-	ms	Note 5
		$\theta \mathbf{x}$	$\phi = 0^\circ, CR \ge 10$	-	85	-		
) (in a single of a		$\theta \mathbf{x}'$	$\phi = 180^{\circ}, CR \ge 10$	-	85	-	Deanes	Note 6
Viewing A	Ingle	$\theta$ y	$\phi = 90^\circ, CR \ge 10$	-	85	-	Degree	
		$\theta$ y'	φ = 270°, CR≥10	-	85	-		
	Red X Y	Х		0.63	0.68	0.73	-	
		Y		0.25	0.30	0.35		
		Х		0.24	0.29	0.34		
Color	Green	Y		0.61	0.66	0.71		
Chromaticity	Dhie	Х	$\phi = 0^\circ, \theta = 0^\circ$	0.10	0.15	0.20	-	Note 7
	Blue	Y		0	0.05	0.10		
	\A/bite	Х		0.25	0.30	0.35		
	White	Y		0.27	0.32	0.37		
NTSC Ratio	-	-	$\phi = 0^\circ, \theta = 0^\circ$	-	85%	-	%	-

Note 1: The brightness is measured from the panel center point, P5 in Fig. 6.2, for the typical value.

Note 2: The brightness uniformity is calculated by the equation as below:

Brightness uniformity 
$$=$$
  $\frac{\text{Min.Brightness}}{\text{Max.Brightness}} \times 100\%$ 

, which is based on the brightness values of the 9 points measured by BM-5 as shown in Fig. 6.2.



Note 3: Continuously operating the test pattern (see below chess pattern Fig.6.3) on display for 2 hours at  $25^{\circ}$ C then switch to completely white pattern, the previous test pattern shall disappear within 2 seconds.




Fig.6.3

Note 4: The Contrast Ratio is measured from the center point of the panel, P5, and defined as the following equation:

 $CR = \frac{Brightness of White}{Brightness of Black}$ 

Note 5: The definition of response time is shown in Fig. 6.4. The rising time is the period from 10% brightness to 90% brightness when the data is from black to white. Oppositely, Falling time is the period from 90% brightness falling to 10% brightness.





Fig.6.4

Note 6: The definition of viewing angle is shown in Fig. 6.5. Angle  $\phi$  is used to represent viewing directions, for instance,  $\phi = 270^{\circ}$  means 6 o'clock, and  $\phi = 0^{\circ}$  means 3 o'clock. Moreover, angle  $\theta$  is used to represent viewing angles from axis Z toward plane XY.


The display is super wide viewing angle version, so that the best optical performance can be obtained from every viewing direction.





Note 7: The color chromaticity is measured from the center point of the panel, P5, as shown in Fig.6.2.

JDI Taiwan Inc. Kaohsiung Branch NO. JDC900000014-1 PAGE 6-2	JDI Taiwan Inc. Kaohsiung Branch	SHEET NO.	JDC90000014-1	PAGE	6-2/2
--	----------------------------------	--------------	---------------	------	-------



Note 1: Signals are CLK and pixel data pairs.

# 8. LCD INTERFACE

#### 8.1 INTERFACE PIN CONNECTIONS

The display interface connector (CN1) is FI-SEB20P-HF13E-E1500 made by JAE and pin assignment is as below:

Pin No.	Symbol	Signal	Pin No.	Symbol	Signal
1	V <sub>DD</sub>	Dewer Cumply for Logic	11	IN2-	
2	Vdd	Power Supply for Logic	12	IN2+	B2~B5, DE
3	Vss		13	V <sub>SS</sub>	GND
4	Vss	- GND	14	CLK IN-	Divel Cleak
5	IN0-		15	CLK IN+	Pixel Clock
6	IN0+	- R0~R5, G0	16	Vss	GND
7	Vss	GND	17	IN3-	
8	IN1-		18	IN3+	R6~R7, G6~G7, B6~B7
9	IN1+	- G1~G5, B0~B1	19	NC	No Connection
10	Vss	GND	20	DIM	Note 2

Note 1: IN n- and IN n+ (n=0, 1, 2, 3), CLK IN- and CLK IN+ should be wired by twist-pairs or side-byside FPC patterns, respectively.

Note 2: Normal brightness: 0V or 0% PWM duty; Brightness control: 0V to 3.3V DC or 0% to 100% PWM duty.

The backlight connector (CN2) is SM02(8.0)B-BHS-1-TB(LF)(SN) made by JST, and pin assignment is as below:


Pin No.	Signal	Signal
1	VLED	12VDC
2	GND	Ground

#### 8.2 LVDS INTERFACE

		CN1		
Machine Sid	e	(interface)	TFT-LCD Sid	de
Controll     7 TA0-6       R0-R5,G0     7 TB0-6       G1-G5,B0,B1     7 TB0-6       B2-B5,NA,NA,DE     7 TC0-6       R6,R7,G6,G7,B6, B7,NA     7 TC0-6       CK     CLK IN	2) THC63LVDM87	1) IN0+ IN0- IN1+ IN1- IN2+ IN2- IN3+ IN3- CLK IN+ CLK IN-	With Multi-I/F Receiver	LCD Panel controller

- Note 1: LVDS cable impedance should be 100 ohms per signal line when each 2-lines (+, -) is used in differential mode.
- Note 2: The recommended transmitter, THC63LVDM87, is made by Thine or equivalent, which is not contained in the module.


#### 8.3 LVDS DATA FORMAT (VESA)



DE: Display Enable NA: Not Available

SHEET

NO.



### 8.5 TIMING TABLE

The column of timing sets including minimum, typical, and maximum as below are based on the best optical performance, frame frequency (Vsync) = 60Hz to define.

#### A. DE MODE


	Item	Symbol	Min.	Тур.	Max.	Unit	
	CLK Frequency		135.3	148.5	150	MHz	
Horizontal Display Data		thd		1920		01.14	
	Cycle Time	th	2050	2200	2248	CLK	
	Display Line	tvd		1080			
Vertical	Cycle Time	tv	1100	1125	1150	Н	

#### B. CLOCK AND DATA INPUT TIMING

	Item   CLK Duty   Cycle Time   Data   Hold Time   Setur Time		Min.	Тур.	Max.	Unit
Duty		Tcwh	47.5	50	52.5	%
Cycle Time		Tcph	-	6.74	-	
Setup Time		Tdsu	1	-	-	
Data	Hold Time	Tdhd	1	-	-	ns
	Setup Time	Tesu	1	-	-	
DE	Hold Time	Tehd	1	-	-	

JDI Taiwan Inc. Kaohsiung Branch	SHEET NO.	JDC90000014-1	PAGE	8-4/7
----------------------------------	--------------	---------------	------	-------

#### 8.6 LVDS RECEIVER TIMING





RinX= (RinX+)-(RinX-) (X=0, 1, 2, 3)

	Item	Symbol	Min.	Тур.	Max.	Unit
CLK	Cycle frequency	1/tcLK	135.3	148.5	150	MHz
	0 data position	tRP0	1/7* t <sub>CLK</sub> -0.17	1/7* t <sub>CLK</sub>	1/7* tclк +0.17	
	1st data position	tRP1	-0.17	0	+0.17	
DieV	2nd data position	tRP2	6/7* t <sub>CLK</sub> -0.17	<b>6/7</b> * t <sub>CLK</sub>	6/7* tclк +0.17	
RinX	3rd data position	tRP3	5/7* t <sub>CLK</sub> -0.17	5/7* t <sub>CLK</sub>	5/7* t <sub>CLK</sub> +0.17	ns
(X=0,1,2,3)	4th data position	tRP4	4/7* t <sub>CLK</sub> -0.17	<b>4/7</b> * t <sub>CLK</sub>	4/7* t <sub>CLK</sub> +0.17	
	5th data position	tRP5	3/7* t <sub>CLK</sub> -0.17	3/7* t <sub>CLK</sub>	3/7* t <sub>CLK</sub> +0.17	
	6th data position	tRP6	2/7* t <sub>CLK</sub> -0.17	2/7* t <sub>CLK</sub>	2/7* t <sub>CLK</sub> +0.17	

JDI Taiwan Inc. Kaohsiung Branch	SHEET NO.	JDC90000014-1	PAGE	8-5/7
----------------------------------	--------------	---------------	------	-------

#### 8.7 POWER SEQUENCE





- Note 1: In order to avoid any damages, V<sub>DD</sub> has to be applied before all other signals. The opposite is true for power off where V<sub>DD</sub> has to be remained on until all other signals have been switch off. The recommended time period is 1 second.
- Note 2: In order to avoid showing uncompleted patterns in transient state. It is recommended that switching the backlight on is delayed for 1 second after the signals have been applied. The opposite is true for power off where the backlight has to be switched off 1 second before the signals are removed.

JDI Taiwan Inc. Kaohsiung Branch	SHEET NO.	JDC90000014-1	PAGE	8-6/7
----------------------------------	--------------	---------------	------	-------

#### 8.8 DATA INPUT for DISPLAY COLOR


					Red	Data	a					Ģ	Greer	n Dat	a					•	Blue	Data	۱ <u> </u>		
Inp	ut color	R7	R6	R5	R4	R3	R2	R1	R0	G7	G6	G5	G4	G3	G2	G1	G0	B7	B6	B5	B4	В3	B2	B1	В0
		MSB							LSB	MSB							LSB	MSB							LSB
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(255)	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green(255)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
Basic	Blue(255)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
Color	Cyan	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Magenta	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(1)	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(2)	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Red	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	Red(253)	1	1	1	1	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(254)	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(255)	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green(1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0
	Green(2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0
Green	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	Green(253)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	0	1	0	0	0	0	0	0	0	0
	Green(254)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0
	Green(255)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Blue(1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
	Blue(2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
Blue	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	Blue(253)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	0	1
	Blue(254)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0
	Blue(255)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1

Note 1: Definition of gray scale : Color(n) Number in parenthesis indicates gray scale level. Larger number corresponds to brighter level.

Note 2: Data Signal : 1 : High, 0 : Low

9. OUTLINE DIMENSIONS 9.1 FRONT VIEW 104±0.5 90.5±0.3 (Window of Bezel) 3.1±0.3 87.48 ±0.1 (LCD Active Area) (4.6) 3.1±0.3 (4.6) \*\* Undefined tolerance is ±0.5mm R G ¢ Φ þ 0.081 155.52±0.1 (LCD Active Area) 158.5±0.3 (Window of Bezel) 169<u>±</u>0.5 JDI Taiwan Inc. Kaohsiung Branch SHEET No. ¢ 5.6±0.3 JDC900000014-1 10±0.3 ₽ F ₽ (9.8) PAGE 9-1/2 Scale NTS Unit mm

9.2 REAR VIEW







# All good things come in threes:

With **Hardware**, **Software** and **Services**, we realise unique display solutions that turn your ideas into reality.



# www.data-modul.com